



Apertis secure boot

1	Contents	
2	Boot sequence	2
3	Secure boot sequence	3
4	Threat models	4
5	offline attacks	4
6	online attacks	5
7	Signing and signing infrastructure	5
8	Apertis secure boot integration	6
9	Apertis secure boot implementation steps	6
10	SabreLite secure boot preparation	7
11	Secure boot in the U-Boot package for Sabrelite	9
12	Sign U-Boot bootloader such that the ROM can verify	10
13	Sign U-Boot bootloader for loading via USB serial downloader	11
14	Sign kernel images for U-Boot to load	12
15	FIT image creation	12
16	Signing the FIT image	14
17	Signing bootloader and kernel from the image build pipeline	15
18	U-Boot signing	16
19	FIT image creation and signing	17
20	As next steps the following could be undertaken:	17
21	For both privacy and security reasons it is important for modern devices to	
22	ensure that the software running on the device hasn't been tampered with. In	
23	particular any tampering with software early in the boot sequence will be hard to	
24	detect later while having a big amount of control over the system. To solve this	
25	issues various vendors and consortiums have created technologies to combat this,	
26	known under names as "secure boot", "highly assured boot" (NXP), "verified	
27	boot" (Google Android/ChromeOS).	
28	While the scope and implementation details of these technologies differs the	
29	approach to provide a trusted boot chain tends to be similar between all of	
30	them. This document discusses how that aspect of the various technologies	
31	works on a high-level and how this can be introduced into Apertis.	

32 **Boot sequence**

33 To understand how secure boot works first one has to understand how booting
34 works. From a high-level perspective a CPU is a very simple beast, it needs
35 to be pointed at a stream of instructions (code) which it will then be able to
36 execute. Without instructions a CPU cannot do anything. The instructions also
37 need to be in a region of memory which the CPU can access. However when a
38 device is powered on the code that is meant to be run on it (e.g. Linux) will not
39 be in memory yet. To make matters worse on power on main memory (Dynamic
40 RAM) will not even be accessible by the CPU yet! To solve this problem some
41 bootstrapping is required, typically referred to as booting the system.

42 The very first step in the boot process after power on is to get the CPU to start
43 executing some instructions. As the CPU cannot load instructions without
44 running instructions these first instructions are hardwired into the SoC directly
45 with the CPU is hardwired to start executing those when powers comes on.
46 This hardwired piece of code is often referred to as the ROM or romcode.

47 The job of the romcode is to do very basic SoC setup and load further code
48 to execute. To allow the romcode to do its job, it will have access to a small
49 amount of static RAM (SRAM, typically 64 to 128 kilobyte). The locations from
50 where the ROM code can load is system specific. On most modern ARM-based
51 systems this will include at least (SPI-connected) flash (NAND/NOR), eMMC
52 cards, SD cards, serial ports etc. Most systems can only have code loaded
53 over USB initially while some can even load code directly over the network via
54 bootp!. The details of the format the code needs to be in (e.g. specific headers),
55 how the code is presented (e.g. specific offsets on the eMMC) is very system
56 specific. Once romcode managed to load the code from one of its supported
57 location into SRAM execution of that code will start, which will the first time
58 user supplied code is actually ran on the device.

59 This next step is known under various different names such as Boot Loader stage
60 1(BL1), Secondary Program Loader(SPL), Tertiary Program Loader(TPL), etc.
61 The code for this stage must be quite small as only SRAM is available at this
62 stage. The goal for this step is normally to initialize Dynamic RAM (e.g. run
63 DDR memory training) followed by loading the next step into DRAM and ex-
64 ecuting it (which can be far bigger now that DRAM is available). Depending
65 on the system this stage may also provide initial user feedback that the system
66 is booting (e.g. display a first splash image, turning an LED on etc), but that
67 purely depends on the overall system design and available space.

68 What the next step of executed code is more system specific. In some cases it can
69 directly be Linux, in some cases it will be a bootloader with more functionality
70 (as all of main memory is now available) and in some cases it will be multiple
71 loader steps. As an example of the last case for devices using ARM Trusted
72 Firmware there will typically be follow-on steps to load the secure firmware (such

73 as [OP-TEE](#)¹) followed by a non-secure world bootloader which loads Linux. For
74 those interested the various images used in an ATF setup can be found [here](#)².

75 Linux starting up typically is the last phase of the boot process. For Linux to
76 start the previous stage will have loaded a kernel image, optionally a initramfs
77 and optionally a devicetree into main memory. The combination of these will
78 load the root filesystem at which point userspace (e.g. applications) will start
79 running.

80 Note that while the above is a simple view on the basic boot process, the overall
81 flow will be the same on all systems (both ARM and non-ARM devices). For
82 the above we also implicitly assumed that only one CPU is booted, for some
83 more complex systems multiple CPUs (e.g. main application processors and
84 various co-processors) might be booted. It may even be the case that all the
85 early stages are done by a co-processor which takes care of loading the first code
86 and starting the main processor. The overall description is also valid for system
87 with hypervisors, essentially the hypervisor is just another stage in the boot
88 sequence and will load/start the code for each of the cells it runs.

89 For this document we'll only look at securing the booting of the main (Linux
90 running) processor without a hypervisor.

91 Secure boot sequence

92 The main objective for a secure boot process is to ensure all code that gets
93 executed by the processor is trusted. As each of the stages described in the
94 previous section is responsible for loading the code for the next stage the solution
95 for that is relatively straight-forward. Apart from loading the next stage of code,
96 each stage also needs to verify the code it has loaded. Typically this is done by
97 some signature verification mechanism.

98 The ROM step is normally assumed to be fully trusted as it's hard-wired into the
99 SoC and cannot be replaced. How the ROM is configured and how it validates
100 the next stage is highly device specific. Later steps can do the verification either
101 by calling back into ROM code (thus re-using the same mechanisms as the ROM)
102 or by pure software implementation (making it more consistent between different
103 devices).

104 In all cases to support this, apart from device specific configuration, all boot
105 stages need to be appropriately signed. Luckily this is typically based on stan-
106 dard mechanisms such as RSA keys and X.509 Certificates.

107 Once Linux starts the approach has to be different as it's not feasible in most
108 systems to fully verify all of the root filesystem at boot time as this simply

¹<https://sjoerd.pages.apertis.org/apertis-website/concepts/op-tee/>

²https://trustedfirmware-a.readthedocs.io/en/latest/getting_started/image-terminology.html

109 would take far too long. As such the form of protection described thus far only
110 gets applied up to the point the Linux kernel starts loading.

111 **Threat models**

112 To understand what a secure boot system really secures it's important to look
113 at the related threat models. As a first step we can distinguish between offline
114 (device is turned off) and online attacks (device powered on).

115 For these considerations the assumption is made all boot steps work as intended.
116 As with any software security vulnerabilities can invalidate the protection given.
117 While in most cases these can be patches as issues become known, for ROM code
118 this is impossible without a hardware change.

119 **offline attacks**

- 120 • Attack: Replace any of the boot stages on device storage (physical access
121 required)
- 122 • Impact: Depending on the boot stage the attacker can get full control of
123 the device for each following boot.
- 124 • Mitigation: Assuming each stage correctly validates the next boot stage,
125 any tampering with loaded code will be detected and prevented (e.g. de-
126 vice fails to boot).
- 127 • Attack: Trigger the device to load software from external means (e.g. USB
128 or serial) under the attackers control.
- 129 • Impact: Depending on the boot stage the attacker can get full control of
130 the device.
- 131 • Mitigation: The ROM or any stage that loads from an external source
132 should use the same verification as for any on device stages. However for
133 production use, if possible, loading software from external source should
134 be disabled.
- 135 • Attack: Replace or add binaries on the systems root filesystem
- 136 • Impact: Full control of the device as far as the kernel allows.
- 137 • Mitigation: No protection from the above mechanisms.

138 **online attacks**

- 139 • Attack: Gain enough access to replace any of the boot stages on device
140 storage
- 141 • Impact: Depending on the boot stage the attacker can get full control of
142 the device for each following boot.

- 143 • Mitigation: Assuming each stage correctly validates the next boot stage,
144 any tampering with loaded code will be detected and prevented (e.g. de-
145 vice fails to boot).
- 146 • Attack: Replace or add binaries on the systems root filesystem
- 147 • Impact: Full control of the device as far as the kernel allows.
- 148 • Mitigation: No protection from the above mechanisms.

149 Signing and signing infrastructure

150 To securely boot a device it is assumed all the various boot stages have some
151 kind of signature which can be validate by previous stages. Which by extension
152 also means the protection is only as strong as the signature; if an attacker can
153 sign code under their control with a signature that is valid (or seen as valid)
154 for the verifying step all protection is lost. This means that special care has to
155 be taken with respect to key handling to ensure signing keys are kept with the
156 right amount of security depending on their intended use.

157 For development usage and devices a low amount of security is ok in most cases,
158 the intention in the development stage is for developers to be easily able to run
159 their own code and by extension should be able to sign their own builds with
160 minimal effort.

161 For production devices however the requirements should be much more strict
162 as unauthorized of control of a signing key can allow attackers to defeat the
163 intended protection by secure boot. Furthermore production devices should
164 typically not be allowed to run development builds as those tend to enable
165 extra access for debugging and development reasons which tend to be a great
166 attack vector.

167 For these reason it's recommendable to have at least two different sets of signing
168 keys, one for development usage and one for production use. Development keys
169 can be kept with low security or even be publicly available, while production
170 keys should *only* be used to sign final production images and managed by a
171 hardware security module (HSM) for secure storage. To allow the usage of a
172 commercially available HSMs it's recommended for the signing process to be
173 able to support the [PKCS#11 standard](https://en.wikipedia.org/wiki/PKCS#11)³.

174 Note that in case security keys do get lost/stolen/etc it is possible for some
175 devices to revoke or update the valid set of keys. However this can be quite
176 limited e.g. on i.MX6 device one can *one-time* program up to four acceptable
177 keys and each of those can be flagged as revoked, but it's impossible to add
178 more or replace any keys.

³https://en.wikipedia.org/wiki/PKCS_11

179 **Apertis secure boot integration**

180 Integrating secure boot into Apertis really exists out of two parts. The first part
181 is to ensure all boot stages have the ability to verify. The second part is to be
182 able to sign all the boot stages as part of the Apertis image building process.
183 While the actual implementation details of both will be system/hardware/SoC
184 specific the impact of this is generic for all.

185 As Apertis images are composed out of pre-build binary packages the package
186 delivering the implementation for the various boot stages should either provide
187 a build which will always enforce signature verification *or* the implementation
188 should detect if the device is configured for secure boot and only enforce in that
189 situation. Enforcing on demand has the benefit that it makes it easier to test
190 the same builds on non-secure devices (though care must be taken that secure
191 boot status cannot be faked).

192 For the signing of the various stages this needs to be done at image build time
193 such that the signing key can be chosen based on the target. For example
194 whether it's a final production build or a development build or even a production
195 build to test on development devices. This in turn means that the signing tools
196 and implementation need to support signing outside the build process which is
197 normally supported.

198 **Apertis secure boot implementation steps**

199 As the whole process is somewhat device specific implementation of a secure
200 boot flow for Apertis should be done on a device per device basis. The best
201 starting point is is most likely the NXP i.MX6 sabrelite reference board as the
202 secure boot process (Highly Assured Boot in NXP terms) is both well-known
203 and well supported by upstream components. Furthermore an initial PoC for
204 the early boot stages was already done for the NXP Sabre Auto boards which
205 are based on the same SoC.

206 **SabreLite secure boot preparation**

207 The [good introduction into HAB \(High Assurance Boot\)](#)⁴ is prepared by Bound-
208 ary Devices, also there are some [documentation](#)⁵ and examples in U-Boot source
209 tree.

210 The [NXP Code Signing Tool](#)⁶ is needed to create keys, certificates and SRK
211 hashes used during the signing process – please refer to [section 3.1.3 of CST](#)

⁴<https://boundarydevices.com/high-assurance-boot-hab-dummies/>

⁵https://github.com/u-boot/u-boot/blob/master/doc/imx/habv4/introduction_habv4.txt

⁶<https://gitlab.apertis.org/pkg/development/imx-code-signing-tool>

212 [User's Guide](#)⁷. Apertis reference images use the [public git repository](#)⁸ with all
213 secrets available, so it could be used for signing binaries during development
214 in case if board has been fused with Apertis SRK hash (**irreversible operation!!!**).
215

216 **Caution:** the SabreLite board can be fused with the SRK (Super Root Key)
217 hash only once!

218 To fuse the [Apertis SRK hash](#)⁹ we have to have the hexadecimal dump of the
219 hash of the key. Command below will produce the output with commands for
220 Apertis SRK hash fusing:

```
1  $ hexdump -e '/4 "0x"' -e '/4 "%X"\n"' SRK_1_2_3_4_fuse.bin | for i in `seq 0 7`; do read h; echo fuse prog  
y 3 $i $h; done
```

221 This command generates the list of commands to be executed in a U-Boot CLI.
222 For Apertis SRK hash fusing they are:

```
1  fuse prog -y 3 0 0xFD415383  
2  fuse prog -y 3 1 0x519690F5  
3  fuse prog -y 3 2 0xE844EB48  
4  fuse prog -y 3 3 0x179B1826  
5  fuse prog -y 3 4 0xEC0F8D7C  
6  fuse prog -y 3 5 0x2F209598  
7  fuse prog -y 3 6 0x9A98BE3  
8  fuse prog -y 3 7 0xAAD9B3D6
```

223 After execution of commands above only [Apertis development keys](#)¹⁰ can be
224 used for signing the U-Boot binary.

225 The i.MX6 ROM does signature verification of the bootloader during startup,
226 and depending on the configured (fused) mode the behaviour is different. The
227 i.MX6 device may work in 2 modes:

- 228
- 229 • “open” – the HAB ROM allows the use of unsigned bootloaders or boot-
230 loaders signed with any key, without checking its validity. In case of
231 errors, it will only generate HAB secure events on boot without halting
the process. This mode is useful for development.

⁷https://gitlab.apertis.org/pkg/development/imx-code-signing-tool/-/blob/apertis/v2021dev2/docs/CST_UG.pdf

⁸<https://gitlab.apertis.org/infrastructure/apertis-imx-srk>

⁹https://gitlab.apertis.org/infrastructure/apertis-imx-srk/-/blob/master/SRK_1_2_3_4_fuse.bin

¹⁰<https://gitlab.apertis.org/infrastructure/apertis-imx-srk/>

- 232 • “closed” – only signed with correct key U-Boot may be started, any incor-
233 rectly signed bootloader will not be started. This mode should be used
234 only for final product.

235 **It is highly recommended not to use “closed” mode for development**
236 **boards!**

237 To check if your device is booted with correctly signed bootloader, and SRK
238 key is fused, just type this in the U-Boot CLI:

```
1 => hab_status
2
3 Secure boot enabled
4
5 HAB Configuration: 0xcc, HAB State: 0x99
6 No HAB Events Found!
```

239 The output shows if the device is in “closed” mode (secure boot enabled) and
240 booted without any security errors.

241 In case of errors in “open” mode the same command will show the list of HAB
242 events similar to:

```
1 ----- HAB Event 5 -----
2 event data:
3     0xdb 0x00 0x14 0x41 0x33 0x21 0xc0 0x00
4     0xbe 0x00 0x0c 0x00 0x03 0x17 0x00 0x00
5     0x00 0x00 0x00 0x50
6
7 STS = HAB_FAILURE (0x33)
8 RSN = HAB_INV_CERTIFICATE (0x21)
9 CTX = HAB_CTX_COMMAND (0xC0)
10 ENG = HAB_ENG_ANY (0x00)
```

243 During Linux kernel verification it is possible to emulate the “closed” mode with
244 fuse override command and proceed with the boot:

```
1 => fuse override 0 6 0x2
2 => run bootcmd
```

245 *Note:* the only issue with closed mode emulation – the device will accept kernel

246 signed with any key, but HAB events will be generated and shown in that case.

247 To close a device you need to fuse the same values used for overriding.

248 **Caution:** the board can only use bootloaders signed with the Apertis develop-
249 ment key after the step below! This is irreversible operation:

```
1 => fuse prog 0 6 0x2
```

250 Secure boot in the U-Boot package for Sabrelite

251 The U-Boot bootloader must be configured with the option `CONFIG_SECURE_BOOT`
252 to enable support of HAB (High Assurance Boot) support on i.MX6 platform.

253 Upstream U-Boot has no protection based on the HAB engine to prevent exe-
254 cuting unsigned binaries. Verified boot with the usage of HAB ROM is enabled
255 in U-Boot for Apertis only for [FIT \(Flattened uImage Tree\)](#)¹¹ format since it
256 allows to embed Linux kernel, initramfs and DTB into a single image. Hence
257 the support of FIT images must be enabled in U-Boot configuration by option
258 `CONFIG_FIT`.

259 The [patch series](#)¹² enables verification of FIT image prior to execution of the
260 Linux kernel. Patched U-Boot do verification of the whole FIT binary prior
261 to extraction kernel and initramfs images, and this ensures that only verified
262 initial system will be started.

263 All other format types like zImage, as well as other boot methods are prohibited
264 on fully secured device when “closed” mode is enabled or emulated.

265 Sign U-Boot bootloader such that the ROM can 266 verify

267 To sign the U-Boot for SabreLite we need `cst` tool installed in the system and
268 the [Apertis development keys repository](#)¹³ need to be checked out. Please use
269 the [csf/csf_uboot.txt](#)¹⁴ file as a template for your U-Boot binary.

270 U-Boot for SabreLite board doesn't use SPL, hence the whole `u-boot.imx` binary
271 must be signed. With enabled `CONFIG_SECURE_BOOT` option the build log will
272 contain following output (and file `u-boot.imx.log` as well):

¹¹https://github.com/u-boot/u-boot/blob/master/doc/uImage.FIT/source_file_format.txt

¹²https://gitlab.apertis.org/pkg/target/u-boot/-/merge_requests/4

¹³<https://gitlab.apertis.org/infrastructure/apertis-imx-srk>

¹⁴https://gitlab.apertis.org/infrastructure/apertis-imx-srk/-/blob/master/csf/csf_uboot.txt

```
1  Image Type:   Freescale IMX Boot Image
2  Image Ver:    2 (i.MX53/6/7 compatible)
3  Mode:         DCD
4  Data Size:    606208 Bytes = 592.00 KiB = 0.58 MiB
5  Load Address: 177ff420
6  Entry Point:  17800000
7  HAB Blocks:   0x177ff400 0x00000000 0x00091c00
8  DCD Blocks:   0x00910000 0x0000002c 0x00000310
```

273 we need values from the string started with “HAB Blocks:”. Those values must
274 be used in “[Authenticate Data]” section of [template¹⁵](#):

```
1  [Authenticate Data]
2      Verification index = 2
3      Blocks = 0x177ff400 0x00000000 0x00091c00 "u-boot.imx"
```

275 To sign the U-Boot with `cst` tool simply call:

```
1  cst -i csf_uboot.txt -o csf_uboot.bin
```

276 File `csf_uboot.bin` will contain signatures which should be appended to original
277 `u-boot.imx` binary:

```
1  cat u-boot.imx csf_uboot.bin > u-boot.imx.signed
```

278 **Sign U-Boot bootloader for loading via USB serial down-** 279 **loader**

280 In case if something goes wrong and the system does not boot anymore it
281 is still possible to boot with the help of [USB serial downloaders¹⁶](#), such as
282 `imx_usb_loader` OR `uuu`.

283 However the U-Boot must be signed in a slightly different way since some
284 changes are done by ROM in runtime while loading binary. Please refer to

¹⁵https://gitlab.apertis.org/infrastructure/apertis-imx-srk/-/blob/master/csf/csf_uboot.txt

¹⁶<https://community.nxp.com/docs/DOC-95604>

285 section “What about imx_usb_loader?” of [High Assurance Boot \(HAB\) for](#)
286 [dummies](#)¹⁷ document.

287 The template [csf_uboot.txt](#)¹⁸ for signing U-Boot to be loaded over serial down-
288 loader protocol should contain additional block in “[Authenticate Data]” section:

```
1  [Authenticate Data]
2      Verification index = 2
3      Blocks = 0x177ff400 0x00000000 0x00091C00 "u-boot.imx", \
4              0x00910000 0x0000002c 0x00000310 "u-boot.imx"
```

289 With the help of [mod_4_mfgtool.sh](#)¹⁹ script we need to store and restore DCD
290 address from original u-boot.imx in addition to signing:

```
1  sh mod_4_mfgtool.sh clear_dcd_addr u-boot.imx
2  cst -i csf_uboot.txt -o csf_uboot.bin
3  sh mod_4_mfgtool.sh set_dcd_addr u-boot.imx
4  cat u-boot.imx csf_uboot.bin > u-boot.imx.signed_usb
```

291 Sign kernel images for U-Boot to load

292 After the successful startup of U-Boot we need to load the Linux kernel,
293 initramfs and DTB file into the memory. All these bits must be verified before
294 transferring control to the kernel. With [FIT \(Flattened uImage Tree\)](#)²⁰ format
295 we can use single signed image with kernel, initramfs and DTB embedded, and
296 this allows to avoid “mix and match” attacks with mixed versions of kernel,
297 initramfs, DTB and configuration.

298 The signing procedure for kernel images is split into 2 parts:

- 299 • preparation of the kernel image in FIT format
- 300 • sign FIT image

301 FIT image creation

302 [U-Boot documentation](#)²¹ contains a lot of details and examples how to create

¹⁷<https://boundarydevices.com/high-assurance-boot-hab-dummies/>

¹⁸https://gitlab.apertis.org/infrastructure/apertis-imx-srk/-/blob/master/csf/csf_uboot.txt

¹⁹https://storage.googleapis.com/boundarydevices.com/mod_4_mfgtool.sh

²⁰https://github.com/u-boot/u-boot/blob/master/doc/uImage.FIT/source_file_format.txt

²¹<https://github.com/u-boot/u-boot/tree/master/doc/uImage.FIT>

303 FIT images for different purposes.

304 To embed all bits into the single FIT image we need to prepare file in image tree
305 source format, for Apertis we use simple [template](#)²² containing configuration
306 with 3 entries for kernel, initramfs and DTB respectively. So values `{{kernel}}`,
307 `{{ramdisk}}` and `{{dtb}}` should be substituted with absolute or relative path to
308 corresponding files.

309 Please pay attention to addresses in `load` fields, since the whole FIT image is
310 loaded into the memory by address `0x12000000` (check the value of `kernel_addr_r`
311 in U-Boot environment), it is important to avoid intersections with embedded
312 binaries since they will be copied to configured memory regions after successful
313 verification.

314 To create the FIT image you need to have `mkimage` command from the package
315 `u-boot-tools` compiled with FIT support. With FIT source file prepared just
316 run `mkimage` and generate the FIT binary:

²²https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/sign/imx6/fit_image.template

```
1 $ mkimage -f vmlinuz.its vmlinuz.itb
2 FIT description: Apertis armhf kernel with dtb and initramfs
3 Created:      Fri Mar 13 02:23:33 2020
4 Image 0 (kernel-0)
5   Description: Linux Kernel
6   Created:     Fri Mar 13 02:23:33 2020
7   Type:        Kernel Image
8   Compression: uncompressed
9   Data Size:   4526592 Bytes = 4420.50 KiB = 4.32 MiB
10  Architecture: ARM
11  OS:           Linux
12  Load Address: 0x10800000
13  Entry Point:  0x10800000
14  Hash algo:    sha1
15  Hash value:   8a64994bdab06d01450560ea229c9f44f1f0af14
16 Image 1 (ramdisk-0)
17  Description:  ramdisk
18  Created:     Fri Mar 13 02:23:33 2020
19  Type:        RAMDisk Image
20  Compression: uncompressed
21  Data Size:   20285185 Bytes = 19809.75 KiB = 19.35 MiB
22  Architecture: ARM
23  OS:           Linux
24  Load Address: 0x15000000
25  Entry Point:  unavailable
26  Hash algo:    sha1
27  Hash value:   c12652573d1b301b191cf3e2a318913afc1ae4b7
28 Image 2 (fdt-0)
29  Description:  Flattened Device Tree blob
30  Created:     Fri Mar 13 02:23:33 2020
31  Type:        Flat Device Tree
32  Compression: uncompressed
33  Data Size:   42366 Bytes = 41.37 KiB = 0.04 MiB
34  Architecture: ARM
35  Hash algo:    sha1
36  Hash value:   ace0dd1dea00568b1c4e6df3fb0420c912e3e091
37 Default Configuration: 'conf-0'
38 Configuration 0 (conf-0)
39  Description:  Boot Apertis
40  Kernel:       kernel-0
41  Init Ramdisk: ramdisk-0
42  FDT:          fdt-0
43  Hash algo:    sha1
44  Hash value:   unavailable
45 CSF Processed successfully and signed data available in vmlinuz.itb
```

317 Signing the FIT image

318 Now it is time to sign the produced image. The procedure is similar to signing
319 U-Boot with additional step – we need to add the **IVT** (Image Vector Table) for
320 the kernel image. We skip this step for U-Boot since it is prepared automatically
321 during the build of the bootloader.

322 The IVT is needed for the HAB ROM and must be the part of the binary, it
323 should be aligned to 0x1000 boundary. For instance, if the produced binary is:

```
1  $ stat -c "%s" vmlinuz.itb
2  25555173
```

324 we need to pad the file to nearest aligned value, which is 25559040:

```
1  $ objcopy -I binary -O binary --pad-to=25559040 --gap-
   fill=0x00 vmlinuz.itb vmlinuz-pad.itb
```

325 The next step is IVT generation for the FIT image and the easiest method is
326 to use the [genIVT script](#)²³ provided by Boundary Devices with adaptation for
327 padded FIT image:

- 328
- 329 • Jump Location – 0x12000000 Here we expect the image will be loaded by
U-Boot
 - 330 • Self Pointer – 0x13860000 (Jump Location + size of padded image) Pointer
331 to the IVT table itself, which will place after padded image
 - 332 • CSF Pointer – 0x13860020 (Jump Location + size of padded image + size
333 of IVT) Pointer to signature data, which we will add after IVT

334 So, the IVT generation is pretty simple:

```
1  $ perl genIVT
```

335 it will generate the binary named `ivt.bin` to be added to the image:

```
1  $ cat vmlinuz-pad.itb ivt.bin > vmlinuz-pad-ivt.itb
```

²³<https://storage.googleapis.com/boundarydevices.com/genIVT>

336 We need to prepare the config file for signing the padded FIT image with IVT.
337 This step is absolutely the same as for [U-Boot signing](#).

338 Configuration file for FIT image is created from template [csf_uboot.txt](#)²⁴, and
339 values in [Authenticate Data] section must be the same as used for IVT calcula-
340 tion – Jump Location and the size of generated file:

```
1 [Authenticate Data]
2     Verification index = 2
3     # Authenticate Start Address, Offset, Length and file
4     Blocks = 0x12000000 0x00000000 0x1860020 "vmlinuz-pad-ivt.itb"
```

341 At last we are able to sign the prepared FIT image:

```
1 $ cst -i vmlinuz-pad-ivt.csf -o vmlinuz-pad-ivt.bin
2 CSF Processed successfully and signed data available in vmlinuz-pad-
  ivt.bin
```

342 **Signing bootloader and kernel from the image** 343 **build pipeline**

344 Starting with v2021dev1 Apertis uses single signed FIT kernel image for OSTree-
345 based systems. The signed version of U-Boot is a part of U-Boot installer.

346 For signing binaries with the `cst` tool we need some files from the [Apertis devel-](#)
347 [opment keys](#)²⁵ git repository. The minimal working setup should include only
348 6 files:

- 349 • `SRK_1_2_3_4_table.bin` – Super Root Keys table
- 350 • `key_pass.txt` – file with password
- 351 • CSF certificate and key in PEM format
- 352 • IMG certificate and key in PEM format

353 In addition we need a template for the FIT source file and CSF template suitable
354 for signing U-Boot and FIT kernel.

355 All files listed above are added into the git repository inside [sign/imx6](#)²⁶ subdi-
356 rectory. Since all secrets for Apertis are public we are able to use them directly







²⁴https://gitlab.apertis.org/infrastructure/apertis-imx-srk/-/blob/master/csf/csf_uboot.txt

²⁵<https://gitlab.apertis.org/infrastructure/apertis-imx-srk>

²⁶<https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/tree/apertis/v2021dev1/sign/imx6>

357 from the repo. However this is not acceptable for production.

358 Fortunately the most of CI tools have possibility to add files as secrets available
359 only on several steps. Hence we add “private” keys and password file as “Secret
360 file” global credentials to demonstrate the integration into the Jenkins pipeline:

		Jenkins	(global)	671e0fea-31df-4b05-9668-41014145e87c	CSF1_1_sha256_2048_65537_v3_usr_key.pem (HAB CSF key)
		Jenkins	(global)	0916d363-efe7-4973-9336-5cdcc05a2f89	IMG1_1_sha256_2048_65537_v3_usr_key.pem (HAB lmg key)
		Jenkins	(global)	dbdc5b91-6ea7-4f9c-b809-306a9696efbd	key_pass.txt (HAB CSF password file)

361
362 For keys usage they should be available during the call of `cst` tool, so we have to
363 add into the Jenkins pipeline copying of these secret files with the same names
364 as used in [CSF template](#)²⁷ and remove them after the usage.

365 For instance the simple secrets copying for Jenkins:

```
1  withCredentials([ file(credentialsId: csf_csf_key, variable: 'CSF_CSFKEY'),
2    file(credentialsId: csf_img_key, variable: 'CSF_IMGKEY'),
3    file(credentialsId: csf_key_pass, variable: 'CSF_PASSWD')]) {
4    // Setup keys for cst tool from Jenkins secrets
5    // Have to keep keys and password file near certificates
6    sh(script: """
7      cd ${WORKSPACE}/sign/imx6
8      cp -af $CSF_CSFKEY ./
9      cp -af $CSF_IMGKEY ./
10     cp -af $CSF_PASSWD ./""")
11 }
```

366 U-Boot signing

367 To sign the U-Boot the script [scripts/sign-u-boot.sh](#)²⁸ has been added.
368 It automatically generates the CSF configuration from the template
369 [sign/imx6/fit_image_csf.template](#)²⁹ and call the `cst` tool to sign the U-
370 Boot binary.

371 The script is called by the [Debos recipe for the SabreLite U-Boot installer](#)
372 [image](#)³⁰:

²⁷https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/sign/imx6/fit_image_csf.template

²⁸<https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/scripts/sign-u-boot.sh>

²⁹https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/sign/imx6/fit_image_csf.template

³⁰<https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/mx6qsabrelite-uboot-installer.yaml>

```
1   - action: run
2     description: Sign U-Boot
3     script: scripts/sign-u-boot.sh "${ROOTDIR}/deb-binaries/usr/lib/u-
      boot/{{ $target }}/u-boot.imx"
```

373 FIT image creation and signing

374 The FIT image is more complex. So for Apertis we use 2 scripts:

- 375 • the `scripts/generate_signed_fit_image.py` [script³¹](#) is used for generation
376 FIT image, padding, IVT calculation and signing. This script can be used
377 standalone to automate all steps described in the section “[Sign kernel
378 images for U-Boot to load](#)”
- 379 • the `scripts/generate_fit_image.sh` [script³²](#) is a wrapper for the former pro-
380 viding it the paths for kernel, initramfs and DTB to include them in the
381 signed FIT image.

382 The integration with the build pipeline happens **after** the kernel is installed by
383 the [OSTree commit recipe³³](#) by adding the step below:

```
1   - action: run
2     description: Generate FIT image
3     script: scripts/generate_fit_image.sh
```

384 **NB:** this action must be done prior to ostree commit action to add the signed
385 FIT kernel into OSTree repository for OTA upgrades.

386 As next steps the following could be undertaken:

- 387 • Integration of PCKS#11 support in the signing process to support HSM
388 devices
- 389 • Automated testing of secure boot if possible

³¹https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/scripts/generate_signed_fit_image.py

³²https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/scripts/generate_fit_image.sh

³³<https://gitlab.apertis.org/infrastructure/apertis-image-recipes/-/blob/apertis/v2021dev1/apertis-ostree-commit.yaml>